aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/zte/zx_tvenc_regs.h
diff options
context:
space:
mode:
authorShawn Guo <shawn.guo@linaro.org>2017-01-19 22:28:38 +0800
committerShawn Guo <shawn.guo@linaro.org>2017-01-28 11:51:23 +0800
commit098988cbe5849e3e125b0bc02a6545a1dc414ab1 (patch)
treef829aa5ad980a65e49d67b7df7c680c1de9cea23 /drivers/gpu/drm/zte/zx_tvenc_regs.h
parent9f17d740432cfcc76b538808b3724ed90905fe91 (diff)
downloadlinux-098988cbe5849e3e125b0bc02a6545a1dc414ab1.tar.gz
drm: zte: add tvenc driver support
It adds the TV Encoder driver to support video output in PAL and NTSC format. The driver uses syscon/regmap interface to configure register bit sitting in SYSCTRL module for DAC power control. Signed-off-by: Shawn Guo <shawn.guo@linaro.org> Reviewed-by: Sean Paul <seanpaul@chromium.org>
Diffstat (limited to 'drivers/gpu/drm/zte/zx_tvenc_regs.h')
-rw-r--r--drivers/gpu/drm/zte/zx_tvenc_regs.h31
1 files changed, 31 insertions, 0 deletions
diff --git a/drivers/gpu/drm/zte/zx_tvenc_regs.h b/drivers/gpu/drm/zte/zx_tvenc_regs.h
new file mode 100644
index 000000000000..bd91f5dcc1f3
--- /dev/null
+++ b/drivers/gpu/drm/zte/zx_tvenc_regs.h
@@ -0,0 +1,31 @@
+/*
+ * Copyright 2017 Linaro Ltd.
+ * Copyright 2017 ZTE Corporation.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ */
+
+#ifndef __ZX_TVENC_REGS_H__
+#define __ZX_TVENC_REGS_H__
+
+#define VENC_VIDEO_INFO 0x04
+#define VENC_VIDEO_RES 0x08
+#define VENC_FIELD1_PARAM 0x10
+#define VENC_FIELD2_PARAM 0x14
+#define VENC_LINE_O_1 0x18
+#define VENC_LINE_E_1 0x1c
+#define VENC_LINE_O_2 0x20
+#define VENC_LINE_E_2 0x24
+#define VENC_LINE_TIMING_PARAM 0x28
+#define VENC_WEIGHT_VALUE 0x2c
+#define VENC_BLANK_BLACK_LEVEL 0x30
+#define VENC_BURST_LEVEL 0x34
+#define VENC_CONTROL_PARAM 0x3c
+#define VENC_SUB_CARRIER_PHASE1 0x40
+#define VENC_PHASE_LINE_INCR_CVBS 0x48
+#define VENC_ENABLE 0xa8
+
+#endif /* __ZX_TVENC_REGS_H__ */