| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | riscv: add memory-type errata for T-Head | Heiko Stuebner | 2022-05-11 | 1 | -0/+6 |
| * | riscv: add RISC-V Svpbmt extension support | Heiko Stuebner | 2022-05-11 | 1 | -0/+3 |
| * | riscv: implement module alternatives | Heiko Stuebner | 2022-05-11 | 1 | -0/+3 |
| * | riscv: allow different stages with alternatives | Heiko Stuebner | 2022-05-11 | 1 | -1/+4 |
| * | riscv: integrate alternatives better into the main architecture | Heiko Stuebner | 2022-05-11 | 1 | -0/+8 |
| * | riscv: sifive: Add SiFive alternative ports | Vincent Chen | 2021-04-26 | 1 | -0/+3 |
| * | riscv: Introduce alternative mechanism to apply errata solution | Vincent Chen | 2021-04-26 | 1 | -0/+36 |
 |
index : linux | |
| linux |
| aboutsummaryrefslogtreecommitdiffstats |