aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/hwtracing
Commit message (Expand)AuthorAgeFilesLines
...
* | coresight: etm4x: Clean up exception level masksSuzuki K Poulose2021-02-043-46/+60
* | coresight: etm4x: Cleanup secure exception level masksSuzuki K Poulose2021-02-042-12/+7
* | coresight: etm4x: Check for Software LockSuzuki K Poulose2021-02-041-14/+26
* | coresight: etm4x: Define DEVARCH register fieldsSuzuki K Poulose2021-02-042-2/+44
* | coresight: etm4x: Hide sysfs attributes for unavailable registersSuzuki K Poulose2021-02-042-0/+57
* | coresight: etm4x: Add sysreg access helpersSuzuki K Poulose2021-02-042-22/+353
* | coresight: etm4x: Add commentary on the registersSuzuki K Poulose2021-02-041-8/+13
* | coresight: etm4x: Make offset available for sysfs attributesSuzuki K Poulose2021-02-041-58/+57
* | coresight: etm4x: Convert all register accessesSuzuki K Poulose2021-02-043-172/+188
* | coresight: etm4x: Always read the registers on the host CPUSuzuki K Poulose2021-02-041-13/+10
* | coresight: Convert claim/disclaim operations to use access wrappersSuzuki K Poulose2021-02-0410-54/+83
* | coresight: Convert coresight_timeout to use access abstractionSuzuki K Poulose2021-02-047-29/+46
* | coresight: tpiu: Prepare for using coresight device access abstractionSuzuki K Poulose2021-02-041-17/+13
* | coresight: Introduce device access abstractionSuzuki K Poulose2021-02-0411-0/+53
* | coresight: etm4x: Skip accessing TRCPDCR in save/restoreSuzuki K Poulose2021-02-041-5/+7
* | coresight: etm4x: Handle access to TRCSSPCICRnSuzuki K Poulose2021-02-042-5/+26
* | coresight: etm4x: add AMBA id for Cortex-A55 and Cortex-A75Chunyan Zhang2021-02-041-0/+2
* | coresight: cti: Reduce scope for the variable 'cs_fwnode' in cti_plat_create_...Markus Elfring2021-02-041-3/+3
* | intel_th: pci: Add Alder Lake-P supportAlexander Shishkin2021-01-211-0/+5
* | stm class: Fix module init return on allocation failureWang Hui2021-01-211-2/+4
|/
* Merge tag 'char-misc-5.11-rc1' of git://git.kernel.org/pub/scm/linux/kernel/g...Linus Torvalds2020-12-1516-44/+188
|\
| * coresight: etm4x: Modify core-commit to avoid HiSilicon ETM overflowQi Liu2020-12-083-0/+114
| * coresight: remove broken __exit annotationsArnd Bergmann2020-12-0810-16/+16
| * coresight: tmc-etr: Fix barrier packet insertion for perf bufferSuzuki K Poulose2020-12-081-1/+1
| * coresight-stm: Fix W=1 warning in STM driverMathieu Poirier2020-11-271-1/+1
| * coresight-tpiu: Fix W=1 warning in TPIU driverMathieu Poirier2020-11-271-1/+1
| * coresight: Fix W=1 warnings in core frameworkMathieu Poirier2020-11-271-1/+7
| * coresight: tmc-etr: Check if page is valid before dma_map_page()Mao Jinlong2020-11-271-0/+2
| * coresight: tmc-etr: Assign boolean values to a bool variableKaixu Xia2020-11-271-2/+2
| * coresight: etb10: Fix possible NULL ptr dereference in etb_enable_perf()Sai Prakash Ranjan2020-11-271-1/+3
| * coresight: tmc-etf: Fix NULL ptr dereference in tmc_enable_etf_sink_perf()Sai Prakash Ranjan2020-11-272-1/+5
| * coresight: Remove unnecessary THIS_MODULE of funnel and replicator driverQi Liu2020-11-272-2/+2
| * coresight: etm4x: Handle TRCVIPCSSCTLR accessesSuzuki K Poulose2020-11-271-4/+7
| * coresight: etm4x: Fix accesses to TRCPROCSELRSuzuki K Poulose2020-11-271-4/+6
| * coresight: etm4x: Update TRCIDR3.NUMPROCS handling to match v4.2Suzuki K Poulose2020-11-271-2/+7
| * coresight: etm4x: Fix accesses to TRCCIDCTLR1Suzuki K Poulose2020-11-271-3/+6
| * coresight: etm4x: Fix accesses to TRCVMIDCTLR1Suzuki K Poulose2020-11-271-3/+6
| * coresight: core: Remove unneeded semicolonZou Wei2020-11-271-1/+1
| * coresight: etm4x: Skip setting LPOVERRIDE bit for qcom, skip-power-upSai Prakash Ranjan2020-11-271-1/+1
* | hwtracing: intel: use krealloc_array()Bartosz Golaszewski2020-12-151-1/+1
|/
* coresight: cti: Initialize dynamic sysfs attributesSuzuki K Poulose2020-10-291-0/+7
* coresight: Fix uninitialised pointer bug in etm_setup_aux()Mike Leach2020-10-291-1/+1
* coresight: add module licenseArnd Bergmann2020-10-291-0/+1
* intel_th: pci: Add Alder Lake CPU supportAlexander Shishkin2020-10-051-0/+5
* intel_th: pci: Add Alder Lake-S supportAlexander Shishkin2020-10-051-0/+5
* stm class: ftrace: Use different channel accroding to CPUTingwei Zhang2020-10-051-1/+4
* stm class: ftrace: Enable supported trace export flagTingwei Zhang2020-10-051-0/+2
* stm class: ftrace: Change dependency to TRACINGTingwei Zhang2020-10-051-1/+1
* coresight: etm4x: Fix save and restore of TRCVMIDCCTLR1 registerSai Prakash Ranjan2020-09-281-2/+2
* coresight: core: Allow the coresight core driver to be built as a moduleTingwei Zhang2020-09-285-15/+48
generated by cgit (git 2.34.1) at 2025-02-24 07:05:25 +0000