aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorMichal Simek <michal.simek@amd.com>2024-02-06 12:51:39 +0100
committerMichal Simek <michal.simek@amd.com>2024-02-14 11:23:43 +0100
commitc2ad5fb616d4e8aa2ac00e224030589847731fbe (patch)
tree251d5330dcc37fbc20dc5bc0a9ab357b18c4a33d
parentdb23e67bbd231c02b3a1cdf900b45efda45410d4 (diff)
downloadu-boot-c2ad5fb616d4e8aa2ac00e224030589847731fbe.tar.gz
arm64: versal-net: Setup correct addresses of GICR/GICD
Previous addresses where used in past in emulation environment but never gets to silicon that's why use correct addresses. Signed-off-by: Michal Simek <michal.simek@amd.com> Link: https://lore.kernel.org/r/5d3d0e1afb1f673ffeb4a1c5d7f040475c806a30.1707220293.git.michal.simek@amd.com
-rw-r--r--include/configs/xilinx_versal_net.h4
1 files changed, 2 insertions, 2 deletions
diff --git a/include/configs/xilinx_versal_net.h b/include/configs/xilinx_versal_net.h
index 2b441da91a1..9cb6b2bfea3 100644
--- a/include/configs/xilinx_versal_net.h
+++ b/include/configs/xilinx_versal_net.h
@@ -16,8 +16,8 @@
/* #define CONFIG_ARMV8_SWITCH_TO_EL1 */
/* Generic Interrupt Controller Definitions */
-#define GICD_BASE 0xF9000000
-#define GICR_BASE 0xF9060000
+#define GICD_BASE 0xe2000000
+#define GICR_BASE 0xe2060000
/* Serial setup */
#define CFG_SYS_BAUDRATE_TABLE \