aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorJim Liu <jim.t90615@gmail.com>2022-11-21 17:15:28 +0800
committerSean Anderson <seanga2@gmail.com>2023-01-21 12:21:45 -0500
commitaf7237596290f8278b1c10f9949020cc6bc47acf (patch)
treea0e8c6453a3b9e5ce3b31cc40e16f798b35557cf
parentdd31cd58b02729807934cb699b164b1f8736620f (diff)
downloadu-boot-af7237596290f8278b1c10f9949020cc6bc47acf.tar.gz
clk: nuvoton: fix bug for calculate pll clock
Fix bug for npcm7xx bmc calculate pll clock. PLLCON1 need to divide by 2. Signed-off-by: Jim Liu <JJLIU0@nuvoton.com> Acked-by: Sean Anderson <seanga2@gmail.com> Link: https://lore.kernel.org/r/20221121091528.1351-1-JJLIU0@nuvoton.com
-rw-r--r--drivers/clk/nuvoton/clk_npcm7xx.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/clk/nuvoton/clk_npcm7xx.c b/drivers/clk/nuvoton/clk_npcm7xx.c
index a12aaa2f4cd..b23dd37af6c 100644
--- a/drivers/clk/nuvoton/clk_npcm7xx.c
+++ b/drivers/clk/nuvoton/clk_npcm7xx.c
@@ -25,7 +25,7 @@ static const struct parent_data apb_parent[] = {{NPCM7XX_CLK_AHB, 0}};
static struct npcm_clk_pll npcm7xx_clk_plls[] = {
{NPCM7XX_CLK_PLL0, NPCM7XX_CLK_REFCLK, PLLCON0, 0},
- {NPCM7XX_CLK_PLL1, NPCM7XX_CLK_REFCLK, PLLCON1, 0},
+ {NPCM7XX_CLK_PLL1, NPCM7XX_CLK_REFCLK, PLLCON1, POST_DIV2},
{NPCM7XX_CLK_PLL2, NPCM7XX_CLK_REFCLK, PLLCON2, 0},
{NPCM7XX_CLK_PLL2DIV2, NPCM7XX_CLK_REFCLK, PLLCON2, POST_DIV2}
};