aboutsummaryrefslogtreecommitdiffstats
path: root/src/ioport.h
diff options
context:
space:
mode:
authorKevin O'Connor <kevin@koconnor.net>2008-05-24 23:07:16 -0400
committerKevin O'Connor <kevin@koconnor.net>2008-05-24 23:07:16 -0400
commit0f803e460e907c4b8ad5c121ea977d30f87b98dc (patch)
treebd09fc31363f6d1548874e25e62a7c60d61c5355 /src/ioport.h
parent72743f1d1f19979fcd9c35a0baf3e287091e8eef (diff)
downloadseabios-0f803e460e907c4b8ad5c121ea977d30f87b98dc.tar.gz
PCI enhancements.
Allow one to enable/disable PIR tables separately from PCI BIOS support. Use standard PORT_* defs for 0xcf8/0xcfc port accesses. Don't pass PCIDevice pointers around - the struct is small enough to pass in a register. Extract out pci_find_device and pci_find_class functions from PCI BIOS code. Remove PCI_FIXED_HOST_BRIDGE check - the check is too late if standard PCI support isn't available. If standard support is available, then the code should be okay to run.
Diffstat (limited to 'src/ioport.h')
-rw-r--r--src/ioport.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/ioport.h b/src/ioport.h
index fe0d7ce8..a51d7135 100644
--- a/src/ioport.h
+++ b/src/ioport.h
@@ -39,6 +39,8 @@
#define PORT_FD_DATA 0x03f5
#define PORT_HD_DATA 0x03f6
#define PORT_FD_DIR 0x03f7
+#define PORT_PCI_CMD 0x0cf8
+#define PORT_PCI_DATA 0x0cfc
#define PORT_BIOS_DEBUG 0x0403
#define PORT_BIOS_APM 0x8900