aboutsummaryrefslogtreecommitdiffstats
path: root/arch/riscv/mm/init.c
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'riscv-for-linus-5.15-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2021-09-051-72/+58
|\
| * riscv: Support allocating gigantic hugepages using CMAKefeng Wang2021-08-131-0/+3
| * riscv: fix the global name pfn_base confliction errorKenneth Lee2021-08-131-3/+3
| * riscv: Move early fdt mapping creation in its own functionAlexandre Ghiti2021-08-111-36/+40
| * riscv: Simplify BUILTIN_DTB device tree mapping handlingAlexandre Ghiti2021-08-111-10/+2
| * riscv: Use __maybe_unused instead of #ifdefs around variable declarationsAlexandre Ghiti2021-08-111-3/+1
| * riscv: Get rid of map_size parameter to create_kernel_page_tableAlexandre Ghiti2021-08-111-19/+11
| * riscv: Introduce va_kernel_pa_offset for 32-bit kernelAlexandre Ghiti2021-08-111-3/+0
* | Merge branch 'akpm' (patches from Andrew)Linus Torvalds2021-09-031-30/+14
|\ \
| * | memblock: make memblock_find_in_range method privateMike Rapoport2021-09-031-30/+14
* | | Merge tag 'devicetree-for-5.15' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds2021-09-011-20/+0
|\ \ \ | |/ / |/| |
| * | riscv: Remove non-standard linux,elfcorehdr handlingGeert Uytterhoeven2021-08-241-20/+0
| |/
* | riscv: Fix comment regarding kernel mapping overlapping with IS_ERR_VALUEAlexandre Ghiti2021-08-121-1/+1
* | riscv: Get rid of CONFIG_PHYS_RAM_BASE in kernel physical address conversionAlexandre Ghiti2021-08-061-5/+12
* | riscv: Make sure the kernel mapping does not overlap with IS_ERR_VALUEAlexandre Ghiti2021-07-221-2/+16
* | riscv: Make sure the linear mapping does not use the kernel mappingAlexandre Ghiti2021-07-221-0/+2
* | riscv: Fix memory_limit for 64-bit kernelAlexandre Ghiti2021-07-221-2/+9
* | Merge remote-tracking branch 'riscv/riscv-fix-32bit' into fixesPalmer Dabbelt2021-07-211-0/+1
|\ \ | |/ |/|
| * riscv: Fix 32-bit RISC-V boot failureBin Meng2021-07-211-1/+3
* | riscv: Introduce structure that group all variables regarding kernel mappingAlexandre Ghiti2021-07-051-62/+36
* | Merge branch 'riscv-wx-mappings' into for-nextPalmer Dabbelt2021-06-301-59/+49
|\ \
| * | riscv: Map the kernel with correct permissions the first timeAlexandre Ghiti2021-06-301-63/+50
| * | riscv: mm: Fix W+X mappings at bootJisheng Zhang2021-06-011-2/+6
| |/
* | riscv: Add mem kernel parameter supportKefeng Wang2021-06-151-3/+25
* | riscv: Only initialize swiotlb when necessaryKefeng Wang2021-06-111-0/+8
* | riscv: fix typo in init.cVitaly Wool2021-06-081-1/+1
* | riscv: mm: init: Consolidate vars, functionsJisheng Zhang2021-05-291-17/+19
* | riscv: mm: Drop redundant _sdata and _edata declarationKefeng Wang2021-05-251-7/+1
* | riscv: Move setup_bootmem into paging_initKefeng Wang2021-05-251-1/+2
* | riscv: mm: Remove setup_zero_page()Jisheng Zhang2021-05-251-6/+0
|/
* riscv: Consistify protect_kernel_linear_mapping_text_rodata() useGeert Uytterhoeven2021-05-061-1/+1
* riscv: Only extend kernel reservation if mapped read-onlyGeert Uytterhoeven2021-05-061-2/+7
* Merge tag 'riscv-for-linus-5.13-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2021-05-061-29/+308
|\
| * RISC-V: enable XIPVitaly Wool2021-04-261-8/+109
| * RISC-V: Add crash kernel supportNick Kossifidis2021-04-261-0/+33
| * RISC-V: Add kdump supportNick Kossifidis2021-04-261-0/+71
| * riscv/mm: Use BUG_ON instead of if condition followed by BUG.zhouchuangao2021-04-261-2/+2
| * riscv: Mark some global variables __ro_after_initJisheng Zhang2021-04-261-3/+3
| * riscv: add __init section marker to some functionsJisheng Zhang2021-04-261-3/+3
| * riscv: Move kernel mapping outside of linear mappingAlexandre Ghiti2021-04-261-17/+89
| * riscv: Add support for memtestKefeng Wang2021-03-091-2/+4
* | mm: move mem_init_print_info() into mm_init()Kefeng Wang2021-04-301-1/+0
|/
* riscv: Cleanup setup_bootmem()Kefeng Wang2021-02-261-19/+2
* Merge tag 'riscv-for-linus-5.12-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2021-02-261-81/+27
|\
| * riscv: Get rid of MAX_EARLY_MAPPING_SIZEAlexandre Ghiti2021-02-221-16/+5
| * riscv: Covert to reserve_initrd_mem()Kefeng Wang2021-02-181-53/+1
| * riscv: add BUILTIN_DTB support for MMU-enabled targetsVitaly Wool2021-02-181-6/+13
| * riscv: Add numa support for riscv64 platformAtish Patra2021-01-141-1/+3
| * riscv: Separate memory init from paging initAtish Patra2021-01-141-1/+5
| * riscv: Fix builtin DTB handlingDamien Le Moal2021-01-071-5/+1
generated by cgit (git 2.34.1) at 2025-02-24 18:29:04 +0000