aboutsummaryrefslogtreecommitdiffstats
path: root/arch/x86/include/asm/idtentry.h
Commit message (Expand)AuthorAgeFilesLines
* x86/entry: Clarify irq_{enter,exit}_rcu()Peter Zijlstra2020-06-111-2/+0
* x86/entry: Convert reschedule interrupt to IDTENTRY_SYSVEC_SIMPLEThomas Gleixner2020-06-111-0/+1
* x86/entry: Convert XEN hypercall vector to IDTENTRY_SYSVECThomas Gleixner2020-06-111-0/+4
* x86/entry: Convert various hypervisor vectors to IDTENTRY_SYSVECThomas Gleixner2020-06-111-0/+10
* x86/entry: Convert KVM vectors to IDTENTRY_SYSVEC*Thomas Gleixner2020-06-111-0/+6
* x86/entry: Convert various system vectorsThomas Gleixner2020-06-111-0/+22
* x86/entry: Convert SMP system vectors to IDTENTRY_SYSVECThomas Gleixner2020-06-111-0/+7
* x86/entry: Convert APIC interrupts to IDTENTRY_SYSVECThomas Gleixner2020-06-111-0/+8
* x86/entry: Provide IDTENTRY_SYSVECThomas Gleixner2020-06-111-0/+79
* x86/entry: Use idtentry for interruptsThomas Gleixner2020-06-111-2/+8
* x86/entry: Add IRQENTRY_IRQ macroThomas Gleixner2020-06-111-0/+49
* x86/irq: Convey vector as argument and not in ptregsThomas Gleixner2020-06-111-0/+48
* x86/entry: Remove the transition leftoversThomas Gleixner2020-06-111-3/+3
* x86/entry: Switch page fault exception to IDTENTRY_RAWThomas Gleixner2020-06-111-1/+2
* x86/entry: Switch XEN/PV hypercall entry to IDTENTRYThomas Gleixner2020-06-111-0/+34
* x86/entry: Clean up idtentry_enter/exit() leftoversThomas Gleixner2020-06-111-11/+1
* x86/idtentry: Switch to conditional RCU handlingThomas Gleixner2020-06-111-4/+6
* x86/entry: Provide idtentry_enter/exit_user()Thomas Gleixner2020-06-111-0/+3
* x86/entry: Provide idtentry_entry/exit_cond_rcu()Thomas Gleixner2020-06-111-2/+12
* x86/entry: Convert double fault exception to IDTENTRY_DFThomas Gleixner2020-06-111-0/+3
* x86/idtentry: Provide IDTENTRY_DFThomas Gleixner2020-06-111-0/+87
* x86/idtentry: Provide IDTRENTRY_NOIST variants for #DB and #MCThomas Gleixner2020-06-111-2/+17
* x86/entry: Convert Debug exception to IDTENTRY_DBThomas Gleixner2020-06-111-0/+4
* x86/entry: Convert NMI to IDTENTRY_NMIThomas Gleixner2020-06-111-0/+4
* x86/idtentry: Provide IDTENTRY_XEN for XEN/PVThomas Gleixner2020-06-111-0/+16
* x86/entry: Convert Machine Check to IDTENTRY_ISTThomas Gleixner2020-06-111-0/+4
* x86/idtentry: Provide IDTENTRY_ISTThomas Gleixner2020-06-111-0/+54
* x86/entry: Convert INT3 exception to IDTENTRY_RAWThomas Gleixner2020-06-111-0/+3
* x86/idtentry: Provide IDTENTRY_RAWThomas Gleixner2020-06-111-0/+31
* x86/entry/32: Convert IRET exception to IDTENTRY_SWThomas Gleixner2020-06-111-0/+10
* x86/entry: Convert SIMD coprocessor error exception to IDTENTRYThomas Gleixner2020-06-111-0/+1
* x86/entry: Convert Alignment check exception to IDTENTRYThomas Gleixner2020-06-111-0/+1
* x86/entry: Convert Coprocessor error exception to IDTENTRYThomas Gleixner2020-06-111-0/+1
* x86/entry: Convert Spurious interrupt bug exception to IDTENTRYThomas Gleixner2020-06-111-0/+1
* x86/entry: Convert General protection exception to IDTENTRYThomas Gleixner2020-06-111-0/+1
* x86/entry: Convert Stack segment exception to IDTENTRYThomas Gleixner2020-06-111-0/+1
* x86/entry: Convert Segment not present exception to IDTENTRYThomas Gleixner2020-06-111-0/+1
* x86/entry: Convert Invalid TSS exception to IDTENTRYThomas Gleixner2020-06-111-0/+3
* x86/idtentry: Provide IDTENTRY_ERRORCODEThomas Gleixner2020-06-111-0/+46
* x86/entry: Convert Coprocessor segment overrun exception to IDTENTRYThomas Gleixner2020-06-111-0/+1
* x86/entry: Convert Device not available exception to IDTENTRYThomas Gleixner2020-06-111-0/+1
* x86/entry: Convert Invalid Opcode exception to IDTENTRYThomas Gleixner2020-06-111-0/+1
* x86/entry: Convert Bounds exception to IDTENTRYThomas Gleixner2020-06-111-0/+1
* x86/entry: Convert Overflow exception to IDTENTRYThomas Gleixner2020-06-111-0/+1
* x86/entry: Convert Divide Error to IDTENTRYThomas Gleixner2020-06-111-0/+12
* x86/entry/common: Provide idtentry_enter/exit()Thomas Gleixner2020-06-111-0/+3
* x86/idtentry: Provide macros to define/declare IDT entry pointsThomas Gleixner2020-06-111-0/+67
generated by cgit (git 2.34.1) at 2025-02-26 16:59:14 +0000