aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/xlnx/zynqmp_dp.c
Commit message (Expand)AuthorAgeFilesLines
* drm: xlnx: Fix return type of zynqmp_dp_bridge_mode_validNathan Huckleberry2022-11-091-3/+4
* drm: xlnx: zynqmp_dpsub: Add support for live video inputLaurent Pinchart2022-10-191-0/+55
* drm: xlnx: zynqmp_dpsub: Rename zynqmp_dpsub_handle_vblank with DRM prefixLaurent Pinchart2022-10-191-1/+1
* drm: xlnx: zynqmp_dpsub: Manage DP and DISP allocations manuallyLaurent Pinchart2022-10-191-12/+18
* drm: xlnx: zynqmp_dpsub: Move DP bridge init to zynqmp_dp_probe()Laurent Pinchart2022-10-191-18/+12
* drm: xlnx: zynqmp_dpsub: Register AUX bus at bridge attach timeLaurent Pinchart2022-10-191-17/+24
* drm: xlnx: zynqmp_dpsub: Move CRTC handling to zynqmp_kms.cLaurent Pinchart2022-10-191-1/+2
* drm: xlnx: zynqmp_dpsub: Move audio clk from zynqmp_disp to zynqmp_dpsubLaurent Pinchart2022-10-191-4/+4
* drm: xlnx: zynqmp_dpsub: Report HPD through the bridgeLaurent Pinchart2022-10-191-6/+5
* drm: xlnx: zynqmp_dpsub: Use DRM connector bridge helperLaurent Pinchart2022-10-191-89/+1
* drm: xlnx: zynqmp_dpsub: Attach to the next bridgeLaurent Pinchart2022-10-191-0/+18
* drm: xlnx: zynqmp_dpsub: Move encoder to DPSUB coreLaurent Pinchart2022-10-191-76/+3
* drm: xlnx: zynqmp_dpsub: Move connector registration to bridge attachLaurent Pinchart2022-10-191-13/+24
* drm: xlnx: zynqmp_dpsub: Don't access connector in zynqmp_dp_set_format()Laurent Pinchart2022-10-191-7/+8
* drm: xlnx: zynqmp_dpsub: Create DRM bridge to model DP encoderLaurent Pinchart2022-10-191-108/+225
* drm: xlnx: zynqmp_dpsub: Constify mode argument to functionLaurent Pinchart2022-10-191-1/+1
* drm: xlnx: zynqmp_dpsub: Switch to atomic encoder enable/disableLaurent Pinchart2022-10-191-4/+6
* drm: xlnx: add <linux/io.h> for readl/writelRandy Dunlap2022-07-061-0/+1
* drm: Rename dp/ to display/Thomas Zimmermann2022-04-251-1/+1
* drm/dp: Move public DisplayPort headers into dp/Thomas Zimmermann2022-01-171-1/+1
* drm: xlnx: zynqmp: release reset to DP controller before accessing DP registersQuanyang Wang2021-08-091-10/+12
* drm/dp: Pass drm_dp_aux to drm_dp*_link_train_channel_eq_delay()Lyude Paul2021-04-271-1/+1
* drm/dp: Pass drm_dp_aux to drm_dp_link_train_clock_recovery_delay()Lyude Paul2021-04-271-1/+1
* drm/dp: Add backpointer to drm_device in drm_dp_auxLyude Paul2021-04-271-0/+1
* drm: xlnx: zynqmp: fix a memset in zynqmp_dp_train()Dan Carpenter2021-04-081-1/+1
* drm: xlnx: zynqmp: Use switch - case for link rate downshiftHyun Kwon2020-08-011-13/+16
* drm: xlnx: Fix typo in parameter descriptionWei Yongjun2020-07-301-1/+1
* drm: xlnx: fix spelling mistake "failes" -> "failed"Colin Ian King2020-07-301-1/+1
* drm: xlnx: DRM/KMS driver for Xilinx ZynqMP DisplayPort SubsystemHyun Kwon2020-07-181-0/+1734
generated by cgit (git 2.34.1) at 2025-02-23 23:41:35 +0000