diff options
author | Dun Tan <dun.tan@intel.com> | 2022-08-10 11:31:57 +0800 |
---|---|---|
committer | mergify[bot] <37929162+mergify[bot]@users.noreply.github.com> | 2022-08-15 05:15:43 +0000 |
commit | 803ed060ee2b22cc136ae97308d494a9d6716947 (patch) | |
tree | 861e9a6af7de0c2583df91e054647f037c39fd80 /IntelFsp2Pkg/FspSecCore/Ia32/FspApiEntryM.nasm | |
parent | 62391b4ce962095018bffed55422ae4ba6ef94d6 (diff) | |
download | edk2-803ed060ee2b22cc136ae97308d494a9d6716947.tar.gz |
UefiPayloadPkg: Remove clearing CR0.WP when protecting pagetable
Remove clearing CR0.WP when marking the memory used for page table
as read-only in the page table itself created by UefiPayloadEntry.
This page table address is written to Cr3 after these protection
steps. Till this, the memory used for page table is always RW.
Signed-off-by: Dun Tan <dun.tan@intel.com>
Reviewed-by: Guo Dong <guo.dong@intel.com>
Cc: Maurice Ma <maurice.ma@intel.com>
Cc: Benjamin You <benjamin.you@intel.com>
Cc: Sean Rhodes <sean@starlabs.systems>
Reviewed-by: Ray Ni <ray.ni@intel.com>
Diffstat (limited to 'IntelFsp2Pkg/FspSecCore/Ia32/FspApiEntryM.nasm')
0 files changed, 0 insertions, 0 deletions