| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | [riscv] Check if seed CSR is accessible from S-mode | Michael Brown | 2024-10-28 | 1 | -0/+7 |
| * | [sbi] Add support for running as a RISC-V SBI payload | Michael Brown | 2024-10-28 | 1 | -0/+45 |
| * | [riscv] Add missing volatile qualifiers on timer and seed CSR accesses | Michael Brown | 2024-10-28 | 2 | -9/+11 |
| * | [riscv] Add support for the seed CSR as an entropy source | Michael Brown | 2024-10-28 | 1 | -0/+110 |
| * | [riscv] Add support for RDTIME as a timer source | Michael Brown | 2024-10-28 | 1 | -0/+193 |
| * | [riscv] Add support for checking CPU extensions reported via device tree | Michael Brown | 2024-10-28 | 1 | -0/+100 |
| * | [crypto] Use constant-time big integer multiplication | Michael Brown | 2024-09-23 | 1 | -112/+0 |
| * | [riscv] Add support for the RISC-V CPU architecture | Michael Brown | 2024-09-15 | 5 | -0/+605 |
 |
index : mirror/ipxe.git | |
| mirror/ipxe.git |
| aboutsummaryrefslogtreecommitdiffstats |