aboutsummaryrefslogtreecommitdiffstats
path: root/arch/riscv/cpu/jh7110/Kconfig
Commit message (Expand)AuthorAgeFilesLines
* riscv: cpu: jh7110: Sort the list of imply statementsHal Feng2024-12-181-10/+10
* dts: starfive: Switch to using upstream DTHal Feng2024-12-181-0/+1
* riscv: cpu: jh7110: Imply SPL_SYS_MALLOC_CLEAR_ON_INITShengyu Qu2023-09-051-0/+1
* riscv: cpu: jh7110: Select SPL_ZERO_MEM_BEFORE_USEShengyu Qu2023-08-101-0/+1
* riscv: starfive: Add SYS_CACHE_SHIFT_6 to enable SYS_CACHELINE_SIZEMinda Chen2023-08-101-0/+1
* riscv: Rename SiFive CLINT to RISC-V ALINTBin Meng2023-07-121-1/+1
* riscv: cpu: jh7110: Add Kconfig for StarFive JH7110 SoCYanhong Wang2023-04-201-0/+28